

For the first of the second of the first of the second on the




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6




FIG. 7





FIG. 8






FIG. 10A






FIG. 10B










FIG. 12





FIG. 13



Mitter it iffer i

FIG. 14




FIG. 15A




FIG. 15B




FIG. 16




FIG. 17






FIG. 18





1809 FIRST MEMORY 1808 1807 5 CPU SECOND MEMORY 1805 1806 BLACK OFFSET/ SHADING CORRECTION = CIRCUIT BLACK OFFSET/ SHADING CORRECTION = CIRCUIT 1810~ 1803 1804 ΑD δ 1801 1802 AMP AMP OUTPUT A OUTPUT B 1900

FIG. 20

FIG. 21




FIG. 22




FIG. 23




FIG. 24

